

16<sup>th</sup> International Workshop on Cellular  
Nanoscale Networks and their  
Applications (CNNA) and  
6<sup>th</sup> Memristor and Memristive  
Symposium (MMS)

August 27-30, 2018

Budapest, Hungary

## Conference Guide

### Organizers:

Pázmány Péter Catholic University

Institute of Computer Science and Control, HAS

### General Chair:

Péter Szolgay

Pázmány Péter Catholic University





**PÁZMÁNY PÉTER CATHOLIC UNIVERSITY**  
*Faculty of Information Technology and Bionics*



**MTA SZTAKI**  
Hungarian Academy of Sciences  
Institute for Computer Science and Control



**IEEE**



## **Honorary Chair**

Leon O. Chua, *University of California, Berkeley, USA*

## **General Chair**

Péter Szolgay, *Pázmány Péter Catholic University, Hungary*

## **Program Chairs**

Chay Wah Wu, *IBM, USA*

Ákos Zarándy, *MTA SZTAKI/PPCU, Hungary*

## **Memristor and Memristive Symposium General Chairs**

Ronald Tetzlaff, *TU Dresden, Germany*

Fernando Corinto, *Politecnico of Turin, Italy*

## **Special Session Chairs**

Ronald Tetzlaff, *TU Dresden, Germany*

Mustak Yalcin, *TU Istanbul, Turkey*

## **Publication Chair**

András Horváth, *Pázmány Péter Catholic University, Hungary*

## **Demo Session Chairs**

Alon Ascoli *TU Dresden, Germany*

Zoltán Nagy, *Pázmány Péter Catholic University, Hungary*

## **Industrial Relations Chairs**

György Cserey, *Pázmány Péter Catholic University, Hungary*


Csaba Rekeczky, *Verison, USA*

## **Local Organizing Committee**

Kristóf Karacs, *Pázmány Péter Catholic University, Hungary*

Miklós Koller, *Pázmány Péter Catholic University, Hungary*

Tamás Zsedrovits, *Pázmány Péter Catholic University, Hungary*



General Chair's Message	5
Program at a Glance	7
Memristor Symposium – August 27	8
CNNA – August 28	22
CNNA – August 29	24
CNNA – August 30	26
Notes	27



## **Dear Friends, welcome to Budapest!**

It is my distinguished pleasure to express a warm welcome on behalf of the Organizing Committee and of the Scientific Committee to all participants of the 6<sup>th</sup> Memristor and Memristive Symposium (MMS) and the 16<sup>th</sup> International Workshop on Cellular Nanoscale Network and their Applications (CNNA).

These scientific events are sponsored by Pázmány Péter Catholic University, Institute of Computer Science and Control of the Hungarian Academy of Sciences and technically co-sponsored by the Institute of Electrical and Electronic Engineers (IEEE) and the Office of Naval Research Global (ONR Global).

The Memristor and Memristive Symposium and the International Workshop on Cellular Nanoscale Networks and their Applications have been organized all over the world. While MMS followed a biennial series of Symposia subsequently hosted in Berkeley (2008, 2010), Turin (2012) Notre Dame (2014) and Dresden (2016), the CNNA was hosted in Budapest (1990), Munich (1992), Rome (1994), Seville (1996), London (1998), Catania (2000), Frankfurt/Main (2002), Budapest (2004), Hsichu (2005), Istanbul (2006), Santiago de Compostela (2008), Berkeley (2010), Turin (2012), Notre Dame (2014) and Dresden (2016). These events proved to be successful in bringing together scientists from different research areas and exploiting the results of different applications.


The Program Chair with the active help of members of the Scientific Committee did a very careful review of the submitted contributions.

The program of the 6<sup>th</sup> MMS presents plenary lectures of Prof. Leon O. Chua, Dr. Geoffrey W. Burr, Prof. D. Ielmini, Prof. Wei Lu, Prof. Ming Lu, Prof. Ronald Tetzlaff, Prof. Jianhua Yang, Prof. Fernando Corinto, Dr. Vikas Rana, Prof. Nikolay V. Kuznetsov and Prof. Giorgos Sirakoulis. As far as the program of the 16<sup>th</sup> CNNA Workshop is considered there are 6 sessions, a demo session and the plenary lectures of Prof. Wolfgang Porod, Prof. Angel Rodriguez-Vázquez and András Horváth.

I would like to thank all of sponsoring organizations and all who helped to make the 6<sup>th</sup> Memristor and Memristive Symposium and the 16<sup>th</sup> International Workshop on Cellular Nanoscale Networks and their Applications possible.

I wish all of you a very pleasant stay opening new directions in Budapest.

**Péter Szolgay**





# PROGRAM AT A GLANCE

7

August 27	August 28	August 29	August 30
<b>Memristor Symposium</b>	<b>CNNA</b>		
<p>9:00-11:00 Leon O. Chua</p> <p>11:00-11:15 <i>Coffee break</i></p> <p>11:15-11:45 Daniele Ielmini</p> <p>11:45-12:30 Geoffrey W. Burr</p> <p>12:30-13:00 Ming Liu</p> <p>13:00-14:15 <i>Lunch</i></p> <p>14:15-14:45 Ronald Tetzlaff</p> <p>14:45-15:15 Zhongrui Wang</p> <p>15:15-15:45 Fernando Corinto</p> <p>15:45-16:00 <i>Coffee break</i></p> <p>16:00-16:30 Vikas Rana</p> <p>16:30-17:00 Nikolay V. Kuznetsov</p> <p>17:00-17:30 Georgios Sirakoulis</p> <p>17.45 Opening reception</p>	<p>9:00-9:15 Welcome</p> <p>9:15-10:05 Plenary talk Angel Rodriguez- Vazquez</p> <p>10:05-10:30 <i>Coffee break</i></p> <p>10:30-12:50 TSI.1. Beyond Moore Implementations: Memristors and Oscillators</p> <p>12:50-14:00 <i>Lunch</i></p> <p>14:00-15:40 TSI.2. Medical Applications</p> <p>15:40-16:00 <i>Coffee break</i></p> <p>16:00-17:40 TSI.3. Cameras. Architectures and VLSI Implementation</p>	<p>9:00-9:50 Plenary talk Andras Horvath</p> <p>9:50-10:20 <i>Coffee break</i></p> <p>10:20-12:00 TS2.1. Applications</p> <p>12:00-13:10 <i>Lunch</i></p> <p>13:10-14:50 TS2.2. FPGA Implementations</p> <p>14:50-16:00 Demo session</p> <p>14:50-16:00 <i>Coffee break</i></p> <p>16:00 Buses leave to Esztergom sightseeing and concert</p>	<p>9:00-9:50 Plenary talk Wolfgang Porod</p> <p>9:50-10:05 <i>Coffee break</i></p> <p>10:05-11:45 TS3.1. Network Theory and Learning</p> <p>11:45 <i>Lunch</i></p>



# MEMRISTOR SYMPOSIUM – AUGUST 27

8

9:00 - 11:00	<b>Opening of Symposium</b> <b>Prof. Leon O. Chua:</b> <i>Five Non-Volatile Memristor Enigmas Solved</i>
11:00 - 11:15	break
11:15 - 11:45	<b>Prof. Daniele Ielmini:</b> <i>Brain-inspired computing with resistive switching memory devices</i>
11:45 - 12:30	<b>Geoffrey W. Burr:</b> <i>Memristor requirements for Accelerating Deep Neural Networks with Analog Memory</i>
12:30 - 13:00	<b>Prof. Ming Liu:</b> <i>RRAM for Future Memory and Computing Application</i>
13:00 - 14:15	lunch
14:15 - 14:45	<b>Prof. Ronald Tetzlaff:</b> <i>In-Memory computing based on complex behavior in memristor circuits</i>
14:45 - 15:15	<b>Prof. Zhongrui Wang:</b> <i>Diffusive Memristors For Computing</i>
15:15 - 15:45	<b>Prof. Fernando Corinto:</b> <i>Analog Computing with Networks of Memristors Oscillators</i>
15:45 - 16:00	break
16:00 - 16:30	<b>Dr. Vikas Rana:</b> <i>Forming Free ReRAM Devices and its application beyond Data Storage</i>
16:30 - 17:00	<b>Prof. Nikolay V. Kuznetsov:</b> <i>Complex dynamics and multistability in nonlinear electronic circuits and memristive systems</i>
17:00 - 17:30	<b>Dr. Georgios Sirakoulis:</b> <i>The Memristive Cellular Automata Computing Paradigm: Emergent Applications and Future Trends</i>
17.45	<b>Opening reception</b>



## Chairmen

### Ronald Tetzlaff

Faculty of Electrical and Computer Engineering,  
Institute of Circuits and Systems,  
Technische Universität Dresden,  
e-mail: [Ronald.Tetzlaff@tu-dresden.de](mailto:Ronald.Tetzlaff@tu-dresden.de)

### Fernando Corinto

Politecnico di Torino  
Department of Electronics and  
Telecommunications, Torino, Italy  
email: [fernando.corinto@polito.it](mailto:fernando.corinto@polito.it)

## Speakers

### Prof. Leon O. Chua

*University of California, Berkeley, USA*  
[lchua2916@gmail.com](mailto:lchua2916@gmail.com)

### Five Non-Volatile Memristor Enigmas Solved

POP and DRM are fundamental concepts needed to understand why the memory-device community's cornucopia of acronyms of non-volatile resistive switching memories (such as RRAM, MRAM, Ferro-electric RAM, STT-RAM, ReRAM, PCM (Phase Change Memory, etc..)) are mere examples of memristors.

POP and DRM are the mathematical properties that determine whether a memristor is volatile or non-volatile. Among other things, POP and DRM are the keys to prove and explain the following hitherto unresolved mysteries:

- All non-volatile memristors are continuum (analog) memories.
- All non-volatile memristors can be switched from one state to another by a square pulse, whose minimum amplitude and minimum width are constrained by a hyperbolic-like law.
- All non-volatile memristors driven by a single-polarity periodic voltages  $0 \leq |v(t)| \leq A$  must exhibit a multi-prong finger-like pinched hysteresis loci in the I vs. V plane.

All non-volatile memristors do not have a DC V-I curves.



**Geoffrey W. Burr**, Stefano Ambrogio, Pritish Narayanan, Hsinyu Tsai  
*IBM Almaden Research Center, San Jose, California, USA*  
gwburr@us.ibm.com

### **Memristor requirements for Accelerating Deep Neural Networks with Analog Memory**

Deep Neural Networks (DNNs) are very large artificial neural networks trained using very large datasets, typically using the supervised learning technique known as backpropagation. Currently, CPUs and GPUs are used for these computations. Over the next few years, we can expect special-purpose hardware accelerators based on conventional digital-design techniques to optimize the GPU framework for these DNN computations. Here there are opportunities to increase speed and reduce power for two distinct but related tasks: training and forward-inference. During training, the weights of a DNN are adjusted to improve network performance through repeated exposure to the labelled data-examples of a large dataset. Often this involves a distributed network of chips working together in the cloud. During forward-inference, already trained networks are used to analyze new data-examples, sometimes in a latency-constrained cloud environment and sometimes in a power-constrained environment (sensors, mobile phones, “edge-of-network” devices, etc.)

Even after the improved computational performance and efficiency that is expected from these special-purpose digital accelerators, there would still be an opportunity for even higher performance and even better energy-efficiency from neuromorphic computation based on analog memories (including, potentially, memristors).

In this presentation, I discuss the origin of this opportunity as well as the challenges inherent in delivering on it, with some focus on materials and devices for analog volatile and non-volatile memory. I review our group’s work towards neuromorphic chips for the hardware acceleration of training and inference of Fully-Connected DNNs [1-5]. Our group uses arrays of emerging



non-volatile memories (NVM), such as Phase Change Memory, to implement the synaptic weights connecting layers of neurons. I will discuss the impact of real device characteristics – such as non-linearity, variability, asymmetry, and stochasticity – on performance, and describe how these effects determine the desired specifications for the analog resistive memories needed for this application. I present some novel solutions to finesse some of these issues in the near-term, and describe some challenges in designing and implementing the CMOS circuitry around the NVM array. I will end with an outlook on the prospects for analog memory-based DNN hardware accelerators.


#### References

- [1] G. W. Burr et al., IEDM Tech. Digest, 29.5 (2014).
- [2] G. W. Burr et al., IEEE Trans. Elec. Dev., 62(11), pp. 3498 (2015).
- [3] G. W. Burr et al., IEDM Tech. Digest, 4.4 (2015).
- [4] P. Narayanan et al., IBM J. Res. Dev., 61(4/5), 11:1-11 (2017).
- [5] S. Ambrogio et al., Nature, 558(7708), 60–67 (2018).

**Prof. Daniele Ielmini**, G. Pedretti, W. Wang, V. Milo, E. Ambrosi, S. Bianchi, A. Bricalli, R. Carboni, I. Munoz, Z. Sun  
*Politecnico di Milano, Milano, Italy*  
daniele.ielmini@polimi.it

#### **Brain-inspired computing with resistive switching memory devices**

The rise of big data has motivated the search of novel computing architectures capable of in-memory, data centric processing of large unstructured data. To this aim, resistive memories, such as the resistive switching memory (RRAM) and the phase change memory (PCM), are extremely promising for their ability to store multivalued data, switch at high speed, and combine computation and memory in one device. Recently, synaptic circuits based on RRAM and PCM have been developed, demonstrating the ability to perform biological learning rules, such as the spike timing dependent plasticity (STDP) and the spike-rate dependent plasticity (SRDP). The potential breakthrough of in-memory synaptic computation however remains largely unexplored to date.



This talk will provide an overview of the recent achievements in developing brain-inspired cognitive computing primitives in hardware thanks to RRAM and PCM synapses. The general structure of a spiking neural network (SNN) with resistive synapses, and the self-learning functionality in the network will be presented, demonstrating feedforward learning, associative memories in recurrent networks, and spatio-temporal pattern learning. The relevance of the developed functions for emulating human-brain cognitive functions will be discussed.

**Prof. Wei Lu**

*University of Michigan, Electrical and Computer Science*  
wluee@eecs.umich.edu

**Memristor-based computing: from devices to systems**

Memristors and memristive devices have now been extensively studied for memory and neuromorphic computing applications. These devices merge electronics with ionics to directly modulate the materials' internal atomic configuration, thus allowing the material properties to be controlled in-situ in a non-volatile yet reversible fashion. In this talk, I will discuss our efforts on the development and optimization of memristor devices and integrated systems, including techniques of controlling the dynamic ionic migration processes and associated modeling efforts. Functional high-density crossbar arrays have been integrated directly on top of CMOS circuits using a back-end-of-line (BEOL) process, enabling hybrid non-volatile memory and logic applications. Properly tuned devices also exhibit internal dynamics that are analogous to those observed in biological systems and allow the system to faithfully emulate biological neural networks. Prototype neuromorphic circuits based on memristor arrays have been shown to be able to perform tasks such as pattern recognition and image processing in an unsupervised fashion for intelligent sensing and analysis, and can be extended to other data intensive applications.



**Prof. Ming Liu**

*Chinese Academy of Sciences (CAS), Key Laboratory of Microelectronic Devices & Integrated Technology, Institute of Microelectronics*  
liuming@ime.ac.cn

**RRAM for Future Memory and Computing Application**


Benefit from IC aggressive progress in past 60 decades, computing system's performance has improved 10<sup>10</sup> times. As the Moore's law slow down and the Von Neumann architecture's limitation, further performance's enhancement is increasingly constrained. Emerging memory technologies such as resistive RAM (RRAM) are being explored as potential alternatives to existing memories in future computing systems. Especially, due to the excellent compatibility with CMOS process and ease of 3D integration, RRAM provides a promising potential for embedded and standalone application as well as in memory computing. In this talk, current status, challenges and future trends of RRAM technology will be discussed.

**Prof. Ronald Tetzlaff**, M. Weiher, A. Ascoli, M. Herzig, S. Slesazek, T. Mikolajck, and Leon O. Chua

*Technische Universität Dresden, Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Chair of Fundamentals of Electrical Engineering*  
ronald.tetzlaff@tu-dresden.de

**In-Memory computing based on complex behavior in memristor circuits**

The development of future computing systems allowing the implementation of sensor-processor structures is addressed in various recent investigations in order to overcome the limits of conventional von Neumann architectures. Although, new developments have been made by endowing certain processors with memory systems, the implementation of time- and power-efficient programmable computing architectures on board of sensors remains an open



problem. Thereby, structures that use coupled memory cells in order to process and store data on the same physical platform have been proposed to provide a novel paradigm for IoT machines and Cyber Physical Systems. CMOS computing implementations of cellular networks have been applied in several applications to demonstrate their huge potential for future electronics. Especially, the complex behaviour emerging in these networks have been considered to solve multidimensional signal processing and classification problems. Hereby, wave propagation phenomena in these spatiotemporal systems and oscillatory solutions are exploited to solve problems under conditions in practice. Especially, Chua [1] has shown that the emergence of complex behavior in nonlinear dynamical arrays is based on local activity and especially on a parameter subset called the “Edge of Chaos (EOC)”.

In this contribution, in order to overcome the limits posed by conventional CMOS technology, the emergence complex behavior of locally coupled Niobium oxide based memristor circuits will be addressed. The derivation of the EOC parameter subset based on an accurate compact model of a Niobium device [2,3] will be presented and solutions compared to measured data will be discussed in detail.

#### References


- [1] L. O. Chua, “Local activity is the origin of complexity,” *International journal of bifurcation and chaos*, vol.15, no. 11, pp. 3435–3456, 2005
- [2] S. Slesazeck, H. Mähne, H. Wylezich, A. Wachowiak, J. Radhakrishnan, A. Ascoli, R. Tetzlaff, and T. Mikolajick, “Physical model of threshold switching in NbO<sub>2</sub> based memristors,” *RSC Advances*, vol. 5, no.124, pp. 102 318–102 322, 2015.
- [3] S. Slesazeck, M. Herzig, T. Mikolajick, A. Ascoli, M. Weiher, and R. Tetzlaff, “Analysis of v-th variability in NbO<sub>x</sub>-based threshold switches,” in *Non-Volatile Memory Technology Symposium (NVMTS)*, 2016 16th. IEEE, 2016, pp. 1–5



**Prof. Jianhua (Joshua) Yang**, Zhongrui Wang, Saumil Joshi, Jung Ho Yoon, Can Li, Yunning Li, Mingyi Rao, Rivu Midya, Shiva Asapu, Wenhao Song, Qiangfei Xia  
*The Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, USA*  
jjyang@umass.edu

### **Diffusive Memristors For Computing**

In the big data and IoT era, energy efficiency of computing has become an increasingly important and urgent topic. Human brain is known for being very efficient in energy consumption while traditional complementary metal–oxide–semiconductor devices and circuits are inefficient in implementing brain-inspired computing paradigms.<sup>1</sup> Devices that behave more directly like synapses and neurons should enable a significantly more efficient implementation of a neural network. In order to more faithfully emulate (rather than just simulate) actual synapses and neurons, it is crucial for emerging devices to possess diffusive dynamics, which plays critical roles in synaptic and neuronal functions. To emulate the fundamental dynamic process in electronic devices, we developed Ag-in-oxide diffusive memristors<sup>2</sup> with a temporal response during and after stimulation similar to that of ion diffusion dynamics in the biosystems. The diffusive memristor and its dynamics enable a direct emulation of both short- and long-term plasticity of biological synapses and provide a viable solution for the crucial synaptic dynamics in neuromorphic computing.<sup>3</sup> In addition, combined with its intrinsic capacitance, a certain type of diffusive memristor has exhibited Leaky Integration and Fire (LFI) function, making it possible to achieve an artificial neuron using a single highly scalable and stackable emerging nanodevice.<sup>4</sup> An integrate neural network fully based on memristive synapses and neurons was built to demonstrate pattern classification with unsupervised learning.<sup>4</sup> In addition, the diffusive memristors can be used for true random number generators<sup>5</sup> in cybersecurity applications and artificial nociceptors<sup>6</sup> in robotics applications.



## References

- 1 Yang, J. J., Strukov, D. B. & Stewart, D. R. Memristive devices for computing. *Nature Nanotechnology* 8, 13-24 (2013).
- 2 Midya, R. et al. Anatomy of Ag/Hafnia-Based Selectors with  $1E10$  Nonlinearity. *Advanced Materials* 29, 1604457 (2017).
- 3 Wang, Z. et al. Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. *Nature Materials* 16, 101-108 (2017).
- 4 Wang, Z. et al. Fully memristive neural networks for pattern classification with unsupervised learning. *Nature Electronics* 1, 137 (2018).
- 5 Jiang, H. et al. A Novel True Random Number Generator Based on a Stochastic Diffusive Memristor. *Nature communications* 8, 882 (2017).
- 6 Yoon, J. H. et al. An artificial nociceptor based on a diffusive memristor. *Nature communications* 9, 417 (2018).


**Prof. Fernando Corinto***Politecnico di Torino, Torino, Italy*

fernando.corinto@polito.it

**Analog Computing with Networks of Memristors Oscillators**

Nonlinear dynamic behavior of memristors is exploited in oscillatory and chaotic circuits. A thorough study is necessary to understand the rich complex nonlinear phenomena emerging in memristor circuits. The aim of this talk is to present a novel systematic methodology for the analysis of a large class of nonlinear circuits containing memristors.

The class is constituted by ideal capacitors, ideal inductors, ideal resistors, ideal independent voltage and current sources, and memristors that are either flux-controlled and/or charge-controlled. The main advantage of the proposed method is that it enables to describe adaptive memristor-based circuits by means of a reduced number of Ordinary Differential Equations compared to current approaches available in literature. This permit to simplify the investigation of nonlinear dynamic behavior and bifurcations without parameters in memristor circuits and to make clear the influence of initial conditions.



**Dr. Vikas Rana** and Rainer Waser


*Peter Grünberg Institute-7, Jülich, Germany*

### **Forming Free ReRAM Devices and its application beyond Data Storage**

Redox-based resistive random access memory (ReRAM) has shown low power consumption, fast switching speed and ultra-dense integration capability [1]. However, one time electroforming process, that is required to initiate the switching process, consumes more power than that of switching cycles. The higher power consuming step makes these devices incompatible to low-voltage CMOS technology. Therefore, it is important to have forming-free ReRAM devices. We demonstrate the forming free ReRAM devices by ion implantation in the metal oxide thin-film during the device fabrication process. These forming free devices show very high endurance and retention [2]. Besides their potential as memory, ReRAM devices in crossbar configuration offer implementation of memory-intensive computing paradigm and adds an extra edge to this technology. With multi-level switching capability, an intrinsic modular arithmetic using a ternary number system will be presented. This opens up the computing space beyond traditional binary values [3].

#### References

- [1] R. Waser, V. Rana, S. Menzel and E. Linn, “Energy-efficient Redox-based Non-Volatile Memory Devices and Logic Circuits,” 3rd Berkeley Symposium on Energy Efficient Electronic Systems, vol., pp. 1-2, 2013.
- [2] W. Kim, A. Hardtdegen, C. Rodenbücher, S. Menzel, D. J. Wouters, S. Hoffmann-Eifert, D. Buca, R. Waser and V. Rana, “Forming-Free Metal-Oxide ReRAM by Oxygen Ion Implantation Process,” 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, USA, December 3-7, 2016, 2016, pp.
- [3] W. Kim, A. Chattopadhyay, A. Siemon, E. Linn, R. Waser and V. Rana, “Multistate Memristive Tantalum Oxide Devices for Ternary Arithmetic,” Sci. Rep., vol. 6, pp. 36652, 2016.



**Prof. Nikolay V. Kuznetsov**

*Department of Applied Cybernetics, St.-Petersburg State University, St.-Petersburg, Russia*

*nkuznetsov239@gmail.com*

**Complex dynamics and multistability in nonlinear electronic circuits and memristive systems**

This lecture is devoted to current progress in the the study of complex dynamics and multistability in nonlinear electronic circuits such as Chua circuits, memristive systems, and phase-locked loop-based circuits. The aim is to discuss the modern trends in the development of effective analytical-numerical methods.

In the first part of the lecture, general approaches to the analysis of stability, periodic and chaotic self-excited and hidden attractors in the nonlinear dynamical models of electronic circuits and memristive systems are discussed. While self-excited attractors can be revealed numerically by the integration of trajectories, started in small neighborhoods of unstable equilibria, the hidden attractors have the basins of attraction, which are not connected with equilibria, and for their localization it is necessary to develop special analytical-numerical methods.


The second part of the lecture is devoted to nonlinear analysis of the phase-locked loop-based circuits (PLLs). The classical PLLs are essentially nonlinear control systems with slow-fast dynamics and their rigorous analytical and numerical analysis is a challenging task. We discuss and fill some of the gaps identified between the mathematical control theory and the theory of dynamical systems, on the one hand, and the engineering practice of PLLs, on the other. Effective analytical methods for the estimation of the pull-in and lock-in ranges, corresponding to global stability and acquisition without slipping cycles, are considered.

The material of the lecture is based on the following recent authors' works [1-10].



## References

- [1] G. Leonov, N. Kuznetsov, Hidden attractors in dynamical systems. From hidden oscillations in Hilbert-Kolmogorov, Aizerman, and Kalman problems to hidden chaotic attractors in Chua circuits, *International Journal of Bifurcation and Chaos* 23 (1), art. no. 1330002. doi:10.1142/S0218127413300024.
- [2] N. Kuznetsov, Hidden attractors in fundamental problems and engineering models. A short survey, *Lecture Notes in Electrical Engineering* 371 (2016) 13-25, (Plenary lecture at International Conference on Advanced Engineering Theory and Applications 2015). doi:10.1007/978-3-319-27247-4 2.
- [3] G. Leonov, N. Kuznetsov, T. Mokaev, Homoclinic orbits, and self-excited and hidden attractors in a Lorenz-like system describing convective uid motion, *Eur. Phys. J. Special Topics* 224 (8) (2015) 1421-1458. doi:10.1140/epjst/e2015-02470-3.
- [4] D. Dudkowski, S. Jafari, T. Kapitaniak, N. Kuznetsov, G. Leonov, A. Prasad, Hidden attractors in dynamical systems, *Physics Reports* 637 (2016) 1-50. doi:10.1016/j.physrep.2016.05.002.
- [5] N. Stankevich, N. Kuznetsov, G. Leonov, L. Chua, Scenario of the birth of hidden attractors in the Chua circuit, *International Journal of Bifurcation and Chaos* 27 (12), art. num. 1730038.
- [6] G. Leonov, N. Kuznetsov, M. Yuldashev, R. Yuldashev, Hold-in, pull-in, and lock-in ranges of PLL circuits: rigorous mathematical de\_nitions and limitations of classical theory, *IEEE Transactions on Circuits and Systems-I: Regular Papers* 62 (10) (2015) 2454-2464. doi:10.1109/TCSI.2015.2476295.
- [7] R. Best, N. Kuznetsov, O. Kuznetsova, G. Leonov, M. Yuldashev, R. Yuldashev, A short survey on nonlinear models of the classic Costas loop: rigorous derivation and limitations of the classic analysis, in: *Proceedings of the American Control Conference, IEEE, 2015*, pp. 1296-1302, art. num. 7170912. doi:10.1109/ACC.2015.7170912.
- [8] G. Bianchi, N. Kuznetsov, G. Leonov, M. Yuldashev, R. Yuldashev, Limitations of PLL simulation: hidden oscillations in MATLAB and SPICE, *International Congress on Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT 2015) 2016-January (2016)* 79-84. doi:10.1109/ICUMT.2015.7382409.



[9] R. Best, N. Kuznetsov, G. Leonov, M. Yuldashev, R. Yuldashev, Tutorial on dynamic analysis of the Costas loop, *Annual Reviews in Control* 42 (2016) 27-49. doi:10.1016/j.arcontrol.2016.08.003.

[10] N. Kuznetsov, G. Leonov, M. Yuldashev, R. Yuldashev, Hidden attractors in dynamical models of phase-locked loop circuits: limitations of simulation in MATLAB and SPICE, *Commun Nonlinear Sci Numer Simulat* 51 (2017) 39-49. doi:10.1016/j.cnsns.2017.03.0

### **Dr Georgios Sirakoulis**

*Department of Electrical & Computer Engineering (ECE)*

*Democritus University of Thrace, Greek (DUTH)*


gsirak@ee.duth.gr

### **The Memristive Cellular Automata Computing Paradigm: Emergent Applications and Future Trends**

In this talk, the notion of memristor device as a fine element for today's ubiquitous computing is coupled with the computational model of Cellular Automata (CAs). Having in mind that in the CAs computational approach, memory and processing are inseparably related to the same unit, i.e. CA cell, the proposed matching with memristors is straightforward and, moreover, quite promising for a number of applications. For example, arriving from computational intelligence, NP and NP-hard problems have become more and more apparent in various real time applications and the need of finding efficient ways for solving such problems is of utter importance. In this talk, we will meticulously discuss and successfully design CA memristor based circuits that are able to solve a variety of such hard computational problems like the Shortest Path, Bin Packing, Knapsack and the Max-clique problem, respectively. More specifically, we present the design of a 2-D CA-based memristive circuit able to detect the nodes belonging to the shortest path solution of a given mesh. Simulations confirm the correct behavior of the proposed CA-inspired circuit for both single source to single destination and also to multiple destinations, also providing a possible solution to the travelling salesman problem by the iterative application of the shortest path solution



process. In addition, we design a CA-inspired circuit that performs both the sorting of a linear array and the solution of classical Bin Packing Problem. For the packing circuit a basic cell was designed to implement the desired 1-D CA rule and then employed in a 2-D computing structure. The resulting 2-D structures implements the “First Fit” Bin Packing algorithm, while a set of simulations took place to ensure the correct behavior for both the sorting and the packing circuits and the resulting solutions of the proposed algorithm were compared with the results of a 1-D Bin Packing Problem benchmark. Using the aforementioned Bin Packing algorithm and circuit as bases, we design a new circuit capable of solving the Knapsack problem, while the results were compared with those from a published benchmark. Moreover, we design a CA based memristive circuit that can be used along with a neural network to provide the solution to the Max-Clique Problem. The CA was chosen to be designed as a memristive based circuit, while the neural network was treated as a “black box”. More real applications are considered, and the results of elementary CA modeling and simulation for the generation of pseudo-random numbers are presented using a 1-D memristor-based CA array to illustrate the robustness and the efficacy of the proposed computing approach. Furthermore, a novel memristive Cellular Automata circuit-level approach for the modeling of healthy and pathogenic brain regions during epileptic seizures. The proposed design emulates epilepsy-related phenomena in the brain, exploiting the parallelism of CA and memristor’s dynamics to model a highly scalable network of neurons. Consequently, we expect that in the near future the experimental implementation of such proposed memristive CA structures could be rather helpful for a vast number of applications resulting massively parallel processors or Neuromorphic computing architectures offering new advantages in terms of parallelization, reconfigurability, scalability, power consumption and high computing performance.



## Plenary talk

**Ángel Rodríguez-Vázquez**

*University of Sevilla, Spain*

angel@imse-cnm.csic.es

### Single Photon Detection in CMOS

Single Photon Avalanche Detectors (SPADs) are receiving significant interest due to their compatibility with mainstream CMOS, their reduced SWaP and their insensitivity to magnetic fields. SPADs can both count single photons and signal the time instances of these counts. On the one hand, their ability to count single photons makes them suitable for low-light detection. On the other hand, their ability to signal photon counts in time made them suitable for TCSPC techniques. Hence, potential applications of SPAD include surveillance, LIDAR and range-finding, FLIM, PET, and various types of spectroscopy. This lecture overviews architectures and applications of SPAD CMOS imagers and illustrate their challenges and their prospects for industrial usage.

## Technical sessions

### Technical session 1.1: Beyond Moore implementations: Memristors and Oscillators

*Chairman: Valeri Mladenov*

10:30-12:50

	AUTHORS	TITLE
10:30	Stanislaw Jankowski, Zbigniew Szymański and Zbigniew Wawrzyniak	Two-dimensional memristive CNN for sequence recognition
10:50	Alon Ascoli, Ronald Tetzlaff, Daniele Ielmini and Leon Chua	Theory of CNNs with hafnium oxide RRAMs
11:10	Valeri Mladenov	Synthesis and Analysis of a Memristor-Based Artificial Neuron
11:30	Rafailia-Eleni Karamani, Iosif-Angelos Fyrigos, Vasileios G. Ntinis, Ioannis Vourkas and Georgios Ch. Sirakoulis	Game of Life in Memristor Cellular Automata Grid



11:50	Francesco Marrone and Fernando Corinto	Tunable Chaos in Memristor Circuits for Pattern Recognition Tasks
12:10	Linda Gong	Ring Oscillators to Model Artificial Neural Networks
12:30	Zachary Hull and Donald Chiarulli	Hierarchical Modeling of Nano-Oscillator Systems

**Technical session 1.2: Medical applications**

*Chairman: Akos Zarandy*

14:00-15:40


	AUTHORS	TITLE
14:00	Ioan Buciu, Cristian Grava, Laviniu Telepea and Alexandru Gacsadi	Mammogram Classification with Local Phase Quantization Features
14:20	Maide Bucolo and Fabiana Cairone	Complex Spatio-Temporal Patterns in Red Blood Cells Flows
14:40	Daniel Terbe and Akos Zarandy	Remote camera based measurement of human vital signs
15:00	Orsolya Heri, Antal Hiba and Akos Zarandy	Automatic skin lesion analysis using relatively small learning set
15:20	Yahya Moshaei Nezhad, Jens Müller, Ronald Tetzlaff and Nico Hoffmann	A New Approach for Motion Estimation and Correction of Thermographic Images in Brain Surgery

**Technical session 1.3: Cameras, Architectures, and VLSI Implementation**

*Chairman: Ricardo Carmona*

16:00-17:40

	AUTHORS	TITLE
16:00	Selman Ergünay and Yusuf Leblebici	A Smart Camera Architecture with Keypoint Description and Hybrid Processor Population
16:20	Takahisa Ando, Yoko Uwate and Yoshifumi Nishio	Two-Layer Cellular Neural Networks with Layer of Delay Output
16:40	Ari Paasio	Asynchronous Object Center Extraction for Pixel Detectors
17:00	Marco Trevisi, Ricardo Carmona-Galán, Jorge Fernández-Berni and Ángel Rodríguez-Vázquez	1D Cellular Automata for Pulse Width Modulated Compressive Sampling CMOS Image Sensors
17:20	Ari Paasio and Jonne Poikonen	Approximating Binary Object Skeletonization with Pixel-Level Asynchronous Propagation



## Plenary talk

**Andras Horvath**, Akos Zarandy, Peter Szolgay  
*Pázmány Péter Catholic University, Budapest, Hungary*  
 horvath.andras@itk.ppke.hu

### From Cellular Neural Networks to Convolutional Neural Networks

Convolutional Neural Networks became ubiquitous in the past five years and researcher are trying to create more efficient, low energy implementations of these architectures. Cellular Neural Networks offer an easily scalable, analogue, energy-efficient structure, which can exploit the characteristics of current emerging devices. Various theoretical and circuit design approaches were introduced in the field of Cellular Neural Network in the past decade which can be used generally with neural networks providing higher energy efficiency, accuracy or robustness. The talk will focus on these properties and try to illustrate them with a few examples.

## Technical sessions

### Technical session 2.1: Applications

*Chairman: Antal Hiba*

10:20-12:00

	AUTHORS	TITLE
10:20	Taishi Iriyama, Masatoshi Sato, Tsuyoshi Otake, Hisashi Aomori and Mamoru Tanaka	Color Filter Array Interpolation Using Cellular Neural Networks Considering Self-Congruence
10:40	Tomohiro Fujita, Masami Nakayama, Takeshi Kumaki and Takeshi Ogura	Cellular Automaton Based Random Noise Generator with Post-Processing for DT-CNN Annealing
11:00	Peter Bauer, Akos Zarandy, Antal Hiba and Jozsef Bokor	Camera-based In-time Detection of Intruder Aircraft
11:20	Antal Hiba, Tamas Zsedrovits, Orsolya Heri and Akos Zarandy	Runway detection for UAV landing system
11:40	Lorant Kovacs, Laszlo Lindenmaier, Huba Nemeth, Viktor Tihanyi and Akos Zarandy	Performance Evaluation of a Track to Track Sensor Fusion Algorithm



**Technical session 2.2: FPGA implementation***Chairman: Mustak Yalcin*


13:10-14:50

	AUTHORS	TITLE
13:10	Daniel Balazs Becker, Istvan Zoltan Reguly and Gihan R. Mudalige	An abstraction for local computations on structured meshes and its extension to handling multiple materials
13:30	Dogancan Davutoglu, Nerhun Yildiz, Vedat Tavsanoglu and Umut Engin Ayten	Real-Time Video Frame Differentiator Based on DDR3 SDRAM Memory Interface
13:50	Andras Kiss, Zoltan Nagy, Levente Mark Santha and Gyorgy Csaba	An Efficient Multi-Level Fast Multipole Method Implementation on FPGA
14:10	Erdem Kose and Mustak Erhan Yalcin	A New Architecture for Emulating CNN with Template Learning on FPGA
14:30	Jens Müller and Ronald Tetzlaff	Comparison of numerical integration methods for digital hardware implementations

**Demo Session***Chairman: Alon Ascoli, Zoltan Nagy*

14:50-16:00

	AUTHORS	TITLE
1.	Dogancan Davutoglu, Nerhun Yildiz, Vedat Tavsanoglu and Umut Engin Ayten	Demo: Real-Time Video Frame Differentiator Based on External Memory Interface
2.	Akos Zarandy, Daniel Terbe	Photoplethysographic measurements with the Eye-Ris system
3.	Zoltan Nagy	Demo: Multi-channel mammalian retina model on FPGA
4.	Zoltan Nagy	Demo: Two dimensional supersonic flow simulation



## Plenary talk

**Wolfgang Porod<sup>(+)</sup> and György Csaba<sup>(++)</sup>**

*<sup>(+)</sup>University of Notre Dame, Indiana, USA*

*<sup>(++)</sup>Pázmány Péter Catholic University, Hungary,*

porod@nd.edu

csaba.gyorgy@itk.ppke.hu

### Computing with dynamical systems

In this talk, we will discuss an alternative approach to computing. Instead of basing a computer on the manipulation of bits, we will explore the possibility of harnessing dynamical systems for computation. Specifically, we will consider physical processes and dynamical systems based on waves and on coupled oscillators. In such dynamical systems, the computational process more closely exploits the underlying physics, which offers the promise of lower power dissipation.

## Technical sessions

### Technical session 3.1: Network Theory and Learning

*Chairman: Paolo Arena*

10:50-12:30

	AUTHORS	TITLE
10:50	Lucia Valentina Gambuzza, Mattia Frasca and Vito Latora	Controlling synchronization of a group of network nodes
11:10	Miklos Koller, Marcell Simko and Barnabas Garay	Dynamics of a Chua-Yang ring network in 8D
11:30	Paolo Arena, Andrea Bonanzinga and Luca Patanè	Role of feedback and local coupling in CNNs for locomotion control of a quadruped robot
11:50	Andras Horvath and Domonkos Abraham	Applying the Standard Non-linearity of Cellular Neural Networks in Convolutional Networks
12:10	Jalal Al-Afandi and Andras Horvath	Application of the Nonlinear Wave Metric for Image Segmentation in Neural Networks





